|

Semiconductor Manufacturing Tour
Table of Contents
The Chip-Making Process
Making the Wafer
The Mask-Making Process
Epitaxy
Photolithography Process
Oxidation & Exposure
Etch & Strip
Diffusion & Implant
Deposition
Oxidation
Interconnect - Vias
Interconnect - Metallization
Chemical Mechanical Planarization
Interconnect - Layers
Inspection & Measurement
Yield Impact.......
Test, Assembly & Packaging
Wafer Probe or Test
Memory Repair
Assembly & Packaging
Package Test
The Chip-Making Process
|
|
|
Slide 17 of 22
Notes:
When the finished wafer comes out of the Fab, it is ready for the Test, Assembly and Packaging processes to finish it into a set of good, usable integrated circuits.
Wafer test is often performed at a location near the Fab, so that yield data can be assessed quickly and fed back to correct and optimize the Fab processes. Assembly, Packaging and Final Test and often performed in a totally different facility - often on a different continent.
Return to the INFRASTRUCTURE Home Page
|